

Embedded Systems Problem Set 5

Jan Hendrik Dittmar 2031259
Pascal Gwasdek 2505221


Problem 1:

entity multiplexer is
port (x, a, b: in Bit; h: out Bit);
end multiplexer;

- ▶ architecture behavior of multiplexer is
begin
h <= (a and not(x)) or (b and x) after 10ns;
end

- ▶ architecture structure of multiplexer is
Signal
begin
nx, ax, bx: Bit

i: NOT port map (x, nx);
j: AND port map (a, nx, ax);
k: AND port map (b, x, bx);
l: OR port map (ax, bx, h);
end structure



Problem 2

- 4 bits adder

► architecture behavior of adder is

signals $d1, d2, d3$: Bit;

begin

$c0 \Leftarrow a0 \text{ xor } b0 \text{ after } 10\text{ns};$

$d1 \Leftarrow a0 \text{ and } b0 \text{ after } 10\text{ns};$

$c1 \Leftarrow (a1 \text{ xor } b1) \text{ xor } d1 \text{ after } 10\text{ns};$

$d2 \Leftarrow (a1 \text{ and } b1) \text{ or } ((a1 \text{ xor } b1) \text{ and } d1) \text{ after } 10\text{ns};$

$c2 \Leftarrow (a2 \text{ xor } b2) \text{ xor } d2 \text{ after } 10\text{ns};$

$d3 \Leftarrow (a2 \text{ and } b2) \text{ or } ((a2 \text{ xor } b2) \text{ and } d2) \text{ after } 10\text{ns};$

$c3 \Leftarrow (a3 \text{ xor } b3) \text{ xor } d3 \text{ after } 10\text{ns};$

$d \Leftarrow (a3 \text{ and } b3) \text{ or } ((a3 \text{ xor } b3) \text{ and } d3) \text{ after } 10\text{ns};$

end

► architecture structure of adder is

signals

begin


i: half-adder port map ($a0, b0, d1, c0$);

j: full-adder port map ($a1, b1, d1, d2, c1$);

k: full-adder port map ($a2, b2, d2, d3, c2$);

l: full-adder port map ($a3, b3, d3, d, c3$);

end structure



• saturating 4 bits adder

Idea:

► architecture behavior of adder is

Use FA and overwrite with 1111 iff $d=1$.

signals
begin $a0, a1, a2, a3, d1, d2, d3;$

$$o0 \Leftarrow a0 \text{ xor } b0 \text{ after } 10\text{ns};$$

$$d1 \Leftarrow a0 \text{ and } b0 \text{ after } 10\text{ns};$$

$$o1 \Leftarrow (a1 \text{ xor } b1) \text{ xor } d1 \text{ after } 10\text{ns};$$

$$d2 \Leftarrow (a1 \text{ and } b1) \text{ or } ((a1 \text{ xor } b1) \text{ and } d1) \text{ after } 10\text{ns};$$

$$o2 \Leftarrow (a2 \text{ xor } b2) \text{ xor } d2 \text{ after } 10\text{ns};$$

$$d3 \Leftarrow (a2 \text{ and } b2) \text{ or } ((a2 \text{ xor } b2) \text{ and } d2) \text{ after } 10\text{ns};$$

$$o3 \Leftarrow (a3 \text{ xor } b3) \text{ xor } d3 \text{ after } 10\text{ns};$$

$$d \Leftarrow (a3 \text{ and } b3) \text{ or } ((a3 \text{ xor } b3) \text{ and } d3) \text{ after } 10\text{ns};$$

$$c0 \Leftarrow d \text{ or } o0 \text{ after } 10\text{ns};$$

$$c1 \Leftarrow d \text{ or } o1 \text{ after } 10\text{ns};$$

$$c2 \Leftarrow d \text{ or } o2 \text{ after } 10\text{ns};$$

$$c3 \Leftarrow d \text{ or } o3 \text{ after } 10\text{ns};$$

end

► architecture structure of adder is

signals
begin $a0, a1, a2, a3, d1, d2, d3;$

i: half-adder port map ($a0, b0, d1, o0$);

j: full-adder port map ($a1, b1, d1, d2, o1$);

k: full-adder port map ($a2, b2, d2, d3, o2$);

l: full-adder port map ($a3, b3, d3, d, o3$);

m: OR port map ($d, o0, c0$);


n: OR port map ($d, o1, c1$);

o: OR port map ($d, o2, c2$);

end structure
p: OR

port map (d, o3, c3);

Problem 2



- 4 bits multiplier

► architecture behavior of multiplier is

signals $(0, l1, l2, ld1, ld2, ld3, r0, rd1, md1, md2, md3)$: Bit;
begin

$$\begin{aligned}
 0 &\leftarrow (a2 \text{ and } b0) \text{ xor } (a2 \text{ and } b1) \text{ after } 10ns; \\
 ld1 &\leftarrow (a2 \text{ and } b0) \text{ and } (a2 \text{ and } b1) \text{ after } 10ns; \\
 l1 &\leftarrow ((a1 \text{ and } b0) \text{ xor } (a1 \text{ and } b1)) \text{ xor } ld1 \text{ after } 10ns; \\
 ld2 &\leftarrow ((a1 \text{ and } b0) \text{ and } (a1 \text{ and } b1)) \\
 &\quad \text{or } (((a1 \text{ and } b0) \text{ xor } (a1 \text{ and } b1)) \text{ and } ld1) \\
 &\quad \text{after } 10ns; \\
 l2 &\leftarrow ((a0 \text{ and } b0) \text{ xor } (a0 \text{ and } b1)) \text{ xor } ld2 \text{ after } 10ns; \\
 ld3 &\leftarrow ((a0 \text{ and } b0) \text{ and } (a0 \text{ and } b1)) \\
 &\quad \text{or } (((a0 \text{ and } b0) \text{ xor } (a0 \text{ and } b1)) \text{ and } ld2) \\
 &\quad \text{after } 10ns; \\
 r0 &\leftarrow (a0 \text{ and } b2) \text{ xor } (a0 \text{ and } b3) \text{ after } 10ns; \\
 rd1 &\leftarrow (a0 \text{ and } b2) \text{ and } (a0 \text{ and } b3) \text{ after } 10ns; \\
 c0 &\leftarrow (a3 \text{ and } b0) \text{ xor } (a1 \text{ and } b2) \text{ after } 10ns; \\
 md1 &\leftarrow (a3 \text{ and } b0) \text{ and } (a1 \text{ and } b2) \text{ after } 10ns; \\
 c1 &\leftarrow (l0 \text{ xor } r0) \text{ xor } md1 \text{ after } 10ns; \\
 md2 &\leftarrow (l0 \text{ and } r0) \text{ or } ((l0 \text{ xor } r0) \text{ and } md1) \\
 &\quad \text{after } 10ns; \\
 c2 &\leftarrow (l1 \text{ xor } r1) \text{ xor } md2 \text{ after } 10ns; \\
 md3 &\leftarrow (l1 \text{ and } r1) \text{ or } ((l1 \text{ xor } r1) \text{ and } md2) \\
 &\quad \text{after } 10ns; \\
 c3 &\leftarrow md3 \text{ xor } l2 \text{ after } 10ns; \\
 d &\leftarrow ((md3 \text{ and } l2) \text{ or } ((ld3 \text{ or } (b3 \text{ and } (a1 \text{ or } \\
 &\quad a2) \text{ or } a3))) \text{ or } ((b2 \text{ and } (a2 \text{ or } a3)) \text{ or } (b1 \text{ and } a3))) \\
 &\quad \text{after } 10ns;
 \end{aligned}$$

end

- In the following, we expect Add3 to be built like the adder of exercise 2, except for the signal c3. d is then given by d3.

architecture structure of multiplier is

signals n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, l0, l1, l2, ld3, r0, rd1, a23, a123, md3, d1, d2, d3, d4, d01, d23, d234: Bit;

begin

```
i1: AND      port map (a0, b0, n0);
i2: AND      port map (a1, b0, n1);
i3: AND      port map (a2, b0, n2);
i4: AND      port map (a3, b0, n3);
i5: AND      port map (a0, b1, n4);
i6: AND      port map (a1, b1, n5);
i7: AND      port map (a2, b1, n6);
i8: AND      port map (a0, b2, n7);
i9: AND      port map (a1, b2, n8);
i10: AND     port map (a0, b3, n9);
i11: half_adder port map (n7, n9, rd1, r0);
i12: Add3    port map (n0, n1, n2, n4, n5, n6, l2, l1, l0, ld3);
i13: Add3    port map (l1, l0, n3, rd1, r0, n8, c1, c2, c0, md3);
i14: half_adder port map (l2, md3, d1, c3);
i15: OR      port map (a2, a3, a23);
i16: OR      port map (a23, a1, a123);
i17: AND     port map (b3, a123, d2);
i18: AND     port map (b2, a23, d3);
i19: AND     port map (a3, b1, d4);
```

$i20: OR \quad \text{port map } (d3, d1, d01);$
 $i21: OR \quad \text{port map } (d3, d1, d01);$
 $i22: OR \quad \text{port map } (d2, d3, d23);$
 $i23: OR \quad \text{port map } (d23, d4, d234);$
 $i24: OR \quad \text{port map } (d01, d234, d);$

end

• saturating 4 bits multiplier

► architecture behavior of multiplier is

signals $l0, l1, l2, ld1, ld2, ld3, r0, rd1, md1, md2, md3, o0, o1, o2,$
 $o3: \text{Bit};$

begin

$l0 \leftarrow (a2 \text{ and } b0) \text{ xor } (a2 \text{ and } b1) \text{ after } 10ns;$
 $ld1 \leftarrow (a2 \text{ and } b0) \text{ and } (a2 \text{ and } b1) \text{ after } 10ns;$
 $l1 \leftarrow ((a1 \text{ and } b0) \text{ xor } (a1 \text{ and } b1)) \text{ xor } ld1 \text{ after } 10ns;$
 $ld2 \leftarrow ((a1 \text{ and } b0) \text{ and } (a1 \text{ and } b1))$
 $\quad \text{or } (((a1 \text{ and } b0) \text{ xor } (a1 \text{ and } b1)) \text{ and } ld1$
 $\quad \text{after } 10ns;$
 $l2 \leftarrow ((a0 \text{ and } b0) \text{ xor } (a0 \text{ and } b1)) \text{ xor } ld2 \text{ after } 10ns;$
 $ld3 \leftarrow ((a0 \text{ and } b0) \text{ and } (a0 \text{ and } b1))$
 $\quad \text{or } (((a0 \text{ and } b0) \text{ xor } (a0 \text{ and } b1)) \text{ and } ld2$
 $\quad \text{after } 10ns;$
 $r0 \leftarrow (a0 \text{ and } b2) \text{ xor } (a0 \text{ and } b3) \text{ after } 10ns;$
 $rd1 \leftarrow (a0 \text{ and } b2) \text{ and } (a0 \text{ and } b3) \text{ after } 10ns;$
 $o0 \leftarrow (a3 \text{ and } b0) \text{ xor } (a1 \text{ and } b2) \text{ after } 10ns;$
 $md1 \leftarrow (a3 \text{ and } b0) \text{ and } (a1 \text{ and } b2) \text{ after } 10ns;$
 $o1 \leftarrow (l0 \text{ xor } r0) \text{ xor } md1 \text{ after } 10ns;$
 $md2 \leftarrow (l0 \text{ and } r0) \text{ or } ((l0 \text{ xor } r0) \text{ and } md1$

after 10ns;

$$o2 \leftarrow ((l1 \text{ xor } r1) \text{ xor } md2 \text{ after } 10ns;$$

$$md3 \leftarrow ((l1 \text{ and } r1) \text{ or } ((l1 \text{ xor } r1) \text{ and } md2$$

after 10ns;

$$o3 \leftarrow md3 \text{ xor } l2 \text{ after } 10ns;$$

$$d \leftarrow ((md3 \text{ and } l2) \text{ or } ((l23 \text{ or } (b3 \text{ and } (a1 \text{ or } a2) \text{ or } a3))) \text{ or } ((b2 \text{ and } (a2 \text{ or } a3)) \text{ or } (b1 \text{ and } a3))))$$

after 10ns;

$$c0 \leftarrow o0 \text{ or } d \text{ after } 10ns;$$

$$c1 \leftarrow o1 \text{ or } d \text{ after } 10ns;$$

$$c2 \leftarrow o2 \text{ or } d \text{ after } 10ns;$$

$$c3 \leftarrow o3 \text{ or } d \text{ after } 10ns;$$

end

- In the following, we expect Add3 to be built like the adder of exercise 2, except for the signal c3. d is then given by d3.

architecture structure of multiplier is

signals n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, l0, l1, l2, l3, r0, r1, a23, a123, md3, d1, d2, d3, d4, d01, d23, d234, o0, o1, o2, o3: Bit;

begin

i1: AND port map (a0, b0, n0);

i2: AND port map (a1, b0, n1);

i3: AND port map (a2, b0, n2);

i4: AND port map (a3, b0, n3);

i5: AND port map (a0, b1, n4);

i6: AND port map (a1, b1, n5);

i7: AND port map (a2, b1, n6);

i8: AND port map (a0, b2, n7);

i9: AND port map (a1, b2, n8);
 i10: AND port map (a0, b3, n9);
 i11: half_adder port map (n7, n9, rd1, r0);
 i12: Add3 port map (n0, n1, n2, n4, n5, n6, c2, c1, c0, d3);
 i13: Add3 port map ((c1, c0, n3, rd1, r0, n8, o1, o2, o0, md3),
 i14: half_adder port map (c2, md3, d1, o3);
 i15: OR port map (a2, a3, a23);
 i16: OR port map (a23, a1, a123);
 i17: AND port map (b3, a123, d2);
 i18: AND port map (b2, a23, d3);
 i19: AND port map (a3, b1, d4);
 i20: OR port map (c23, d1, d01);
 i21: OR port map (c23, d1, d01);
 i22: OR port map (d2, d3, d23);
 i23: OR port map (d23, d4, d234);
 i24: OR port map (d01, d234, d);
 i25: OR port map (d, o0, c0);
 i26: OR port map (d, o1, c1);
 i27: OR port map (d, o2, c2);
 i28: OR port map (d, o3, c3);

end